summaryrefslogtreecommitdiff
path: root/include/arch/x86_64/sound/emu10k1.h
diff options
context:
space:
mode:
authorKacper <kacper@mail.openlinux.dev>2025-12-09 19:20:15 +0100
committerKacper <kacper@mail.openlinux.dev>2025-12-09 19:20:15 +0100
commit885f5974cdf65b59415837ae97f5a14ef1350670 (patch)
tree66ac13de29c7f4932c5fcae11773df574e4e256a /include/arch/x86_64/sound/emu10k1.h
parent8f9e448b2ef6db7cd905540c21f3c5b190e7a1e7 (diff)
feat: add gzip and new headers
Diffstat (limited to 'include/arch/x86_64/sound/emu10k1.h')
-rw-r--r--include/arch/x86_64/sound/emu10k1.h39
1 files changed, 23 insertions, 16 deletions
diff --git a/include/arch/x86_64/sound/emu10k1.h b/include/arch/x86_64/sound/emu10k1.h
index 144b2449..99b2a976 100644
--- a/include/arch/x86_64/sound/emu10k1.h
+++ b/include/arch/x86_64/sound/emu10k1.h
@@ -154,9 +154,10 @@
/* Each FX general purpose register is 32 bits in length, all bits are used
*/
-#define FXGPREGBASE 0x100 /* FX general purpose registers base */
-#define A_FXGPREGBASE 0x400 /* Audigy GPRs, 0x400 to 0x5ff \
- */
+#define FXGPREGBASE 0x100 /* FX general purpose registers base */
+#define A_FXGPREGBASE \
+ 0x400 /* Audigy GPRs, 0x400 to 0x5ff \
+ */
#define A_TANKMEMCTLREGBASE \
0x100 /* Tank memory control registers base - only for Audigy */
@@ -194,19 +195,25 @@
#define ITRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0x7f */
#define ETRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x80 + (x)) /* x = 0x00 - 0x1f */
-#define A_GPR(x) (A_FXGPREGBASE + (x))
-#define A_ITRAM_DATA(x) (TANKMEMDATAREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
- */
-#define A_ETRAM_DATA(x) (TANKMEMDATAREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
- */
-#define A_ITRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
- */
-#define A_ETRAM_ADDR(x) (TANKMEMADDRREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
- */
-#define A_ITRAM_CTL(x) (A_TANKMEMCTLREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
- */
-#define A_ETRAM_CTL(x) (A_TANKMEMCTLREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
- */
+#define A_GPR(x) (A_FXGPREGBASE + (x))
+#define A_ITRAM_DATA(x) \
+ (TANKMEMDATAREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
+ */
+#define A_ETRAM_DATA(x) \
+ (TANKMEMDATAREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
+ */
+#define A_ITRAM_ADDR(x) \
+ (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
+ */
+#define A_ETRAM_ADDR(x) \
+ (TANKMEMADDRREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
+ */
+#define A_ITRAM_CTL(x) \
+ (A_TANKMEMCTLREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf \
+ */
+#define A_ETRAM_CTL(x) \
+ (A_TANKMEMCTLREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f \
+ */
/* cc_reg constants */
#define CC_REG_NORMALIZED C_00000001